JPS6350863B2 - - Google Patents
Info
- Publication number
- JPS6350863B2 JPS6350863B2 JP58115549A JP11554983A JPS6350863B2 JP S6350863 B2 JPS6350863 B2 JP S6350863B2 JP 58115549 A JP58115549 A JP 58115549A JP 11554983 A JP11554983 A JP 11554983A JP S6350863 B2 JPS6350863 B2 JP S6350863B2
- Authority
- JP
- Japan
- Prior art keywords
- heat radiation
- resin
- radiation plate
- heat sink
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115549A JPS607750A (ja) | 1983-06-27 | 1983-06-27 | 絶縁型半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115549A JPS607750A (ja) | 1983-06-27 | 1983-06-27 | 絶縁型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS607750A JPS607750A (ja) | 1985-01-16 |
JPS6350863B2 true JPS6350863B2 (en]) | 1988-10-12 |
Family
ID=14665286
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58115549A Granted JPS607750A (ja) | 1983-06-27 | 1983-06-27 | 絶縁型半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS607750A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59130449A (ja) * | 1983-01-17 | 1984-07-27 | Nec Corp | 絶縁型半導体素子用リードフレーム |
JPS6269840A (ja) * | 1986-06-20 | 1987-03-31 | 中塚 善造 | 両面模様経箔糸の製造法 |
JPS6269839A (ja) * | 1986-06-20 | 1987-03-31 | 中塚 善造 | 両面模様経箔糸原反 |
-
1983
- 1983-06-27 JP JP58115549A patent/JPS607750A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS607750A (ja) | 1985-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5902959A (en) | Lead frame with waffled front and rear surfaces | |
JPS6220705B2 (en]) | ||
US4503452A (en) | Plastic encapsulated semiconductor device and method for manufacturing the same | |
JPH11191561A (ja) | 半導体装置の製造方法 | |
JPH0527261B2 (en]) | ||
JPS63258050A (ja) | 半導体装置 | |
JPS6350863B2 (en]) | ||
JPS59208755A (ja) | 半導体装置のパツケ−ジ及びその製造方法 | |
JPH0254665B2 (en]) | ||
JPS6244815B2 (en]) | ||
JPS5812452Y2 (ja) | 半導体装置 | |
JPH021862Y2 (en]) | ||
JPS58101445A (ja) | 樹脂封止半導体装置 | |
JPS6246268Y2 (en]) | ||
JPH0341476Y2 (en]) | ||
JP2561470Y2 (ja) | 絶縁封止電子部品 | |
JPS6130426B2 (en]) | ||
JP2596247B2 (ja) | 半導体装置の成形用金型 | |
JPH0318741B2 (en]) | ||
JPH0528778Y2 (en]) | ||
JPS6214705Y2 (en]) | ||
JPS5915386B2 (ja) | 半導体装置用ヘッダの製造方法 | |
JP2506933Y2 (ja) | 樹脂密封型半導体装置 | |
JPH0351977Y2 (en]) | ||
JPH0512857B2 (en]) |